Title of Invention

LOW-GIDL MOSFET STRUCTURE AND METHOD FOR FABRICATION

Abstract

The present invention relates to a MOSFET device which provides a low gate-induced leakage (GIDL) current comprising: a source diffusion region, a drain diffusion region, and a central gate; the central gate comprising a central gate conductor, a left side wing gate conductor and a right side wing gate conductor, wherein each of the left side wing gate conductor and the right side wing gate conductor is separated from the central gate conductor by a thin insulating and diffusion barrier layer. The present invention also relates to a method of fabricating a low gate induced leakage current (GIDL) MOSFET device (Figure 9)

Full Text

LOW-CIPL MOSFET STRUCTURE AND METHOD FOR FABRICATION BACKGROUND OF THE INVENTION [0001] The present invention relates generally to a low-GlDL (Gate-Induced Drain Leakage) current MOSFET device structure and a method of fabrication thereof. [0002] As device geometries shrink, reliability problems due to Gate-Induced Drain Leakage (GIDL) current force operation at voltages which are lower than desired for best device performance. [0003] The GIDL current results from the generation of electron-hole pairs in the surface drain depiction region of a field effect transistor along the area where the gate conductor overlaps the drain diffusion region, when the device is biased such that the drain potential is more positive (greater than + 1V) than die gate potential in an NMOSFET, and when the gate potential is mow positive (greater than + IV) than the drain potential in a PMOSFET. SUMMARY OF THE INVENTION [0004] The present invention provides a low-GIDL current MOSFET device structure and a method of fabrication of a low-GIDL current MOSFET device which provides a low-GIDL current which is reduced relative to conventional MOSFET devices. The MOSFET device structure contains a central gate conductor whose edges may slightly overlap the source/drain diffusions, and side wing gate conductors which are separated from the central gate conductor by a thin insulating and diffusion barrier layer. [0005] For an NMOSFET device the side-wing gate conductors are preferably made of N+ polysilicon, and for a PMOSFET device the side-wing gate conductors are. preferably made of P+ polysilicon. The central gate conductor region may be P+ poly if a high-Vt (threshold voltage) NMOSFET is desired (as in a DRAM application), or N+ poly if a low-Vt NMOSFET is needed for enhanced performance (PFETs would use complementary doping). The side wing gate conductors and the central gate conductor are strapped together by an overlying metallic sidewall conductive layer. Furthermore, the gate insulator thickness under the central gate conductor and under the side wing conductors are independently specifiable. This allows the gate insulator under the side conductors to be preferably thicker under the central conductor. BRIEF DESCRIPTION OF THE DRAWINGS [0006] The foregoing objects and advantages of the present invention for a low-OIDL MOSFET and method for fabrication may be more readily understood by one skilled in the art with reference being had to the following detailed description of several embodiments thereof, taken in conjunction with the accompanying drawings wherein like elements are designated by identical reference numerals throughout the several views, and in which: [0007] Figures 1-9 illustrate a method of fabrication of a low-GIDL MOSFET device pursuant to the teachings of die present invention. [0008] Figure 1 illustrates the device after the MOSFET gate electrode polysilicon deposition has been patterned by standard lithography and RIE processes. [0009] Figure 2 illustrates the device after an anisotropic dielectric deposition such as HDP is used to form an offset film on the horizontal surfaces. [0010] Figure 3 illustrates the device after a conductive diffusion barrier (i.e. WN, TiN) is deposited and a metallic spacer such as CVD W/WN spacer is formed along the sidewall of the PC. [0011] Figure 4 illustrates the device after the offset film HDP dielectric is stripped to form hanging spacers. [0012] Figure 5 illustrates the device after the polysilicon and silicon substrate is oxidized selectively to the W metal spacer [0013] Figure 6 illustrates the device after a thin LPCVD polysilicon is deposited to fill the divot formed by the undercut region below the W spacer. [0014] Figure 7 shows the device after the thin LPCVD silicon is removed from the field regions by an isotropic etch (like a strap etch), with the thin LPCVD silicon remaining in the sidewall divots. [0015] Figure 8 shows the device after the S/D extensions/halos and spacers are formed by conventional processes such as an ion implantation. [0016] Figure 9 shows the device after salicide is formed by conventional processes. DETAILED DESCRIPTION OF THE INVENTION [0017] Figures 1-9 illustrate a method of fabrication of a low-GIDL MOSFET (metal oxide semiconductor field effect transistor) device pursuant to the teachings of the present invention. [0018] Figure 1 illustrates the device after the MOSFET primary/main central gate electrode polysilicon deposition 10 has been patterned by standard lithography and RIE (reactive ion etch) processes over a substrate 12 covered by a gate oxide dielectric insulator 14. [0019] The gate PC (poly crystal) poly may be selectively doped prior to etching. In the illustrated embodiment, the gate 10 is doped with a P-type impurity to produce a high-Vt (threshold voltage) surface channel NFET or a low-Vt buried channel NFET. [0020] Figure 2 illustrates the device after an anisotropic dielectric deposition 20 such as HDP (high-density plasma), preferably oxide, is used to form an offset film such as silicon dioxide on the horizontal surfaces, [0021] Figure 3 illustrates the device after a conductive diffusion barrier 30 (Le. WN (tungsten/tungsten nitride), TiN- to prevent a reaction between the metal of the sidewaU and the gate poly) is deposited and a metallic spacer 32, such as a CVD (chemical vapor deposition) tungsten/tungsten nitride spacer, is formed along the sidewaU of the PC using CVD and anisotropic RIB. [0022] Use metallic sidewaU spacer prevents a rectifying junction from being formed between the gate electrode polysilicon and the subsequently formed sidewall divot polysilicon gate extensions 70. [0023] Figure 4 illustrates the device after the offset film HDP dielectric 20 is stripped to form hanging spacers 32 over undercut regions 40. [0024] Figure S illustrates the device after the polysilicon and silicon substrate is oxidized at 50 selectively to the W metal spacer (see for example S. Iwata et aL, IEEE Trans. Electron Devices, ED-31, p. 1174 (1984)). The sidewalk 52 of the exposed polysilicon gate electrode are oxidized, and the oxide barrier provides a thin insulating and diffusion barrio: layer to prevent a junction from being created because of the different work functions of the n+ gate side wing gate conductor and the p+ central gate conductor poly. [0025] Figure 6 illustrates the device after a thin LPCVD (low pressure chemical vapor deposition) polysilicon 60 is deposited to fill the divot formed by the undercut region below the W spacer. [0026] The thin LPCVD polysilicon may be deposited doped or undoped. If doped, its doping polarity is opposite to that of the S/D diffusions. If deposited undoped, the thin LPCVD poly may be doped using any one, or combination of, known methods, such as low energy angled ion implantation, plasma immersion, gas phase doping, or solid source doping. All doping techniques would utilize a lithographically-defined block masking layer (oxide or nitride) to differentiate between NFETs and PFETs. [0027] Figure 7 shows the device after the thin LPCVD silicon is removed from the field legions by an isotropic etch such as chemical dry etching (CDE) using Fl or Cl radicals (like a strap etch), with the thin LPCVD silicon 70 remaining in the sidewall divots. [0028] Figure 8 shows the device after the S/D extensions/halos 84 and spacers 86 are formed by conventional processes including titled and non-titled ion implantation. The source and drain regions 88 nrt heavily doped regions, while the extension/halo regions 84 are lightly doped, and in a first embodiment slightly overlap the side wing gate conductors at 80, and in a second embodiment slightly overlap the central gate conductor at 82. [0029] Figure 9 shows the low-GDDL current MOSFET device 90 after salicide 92 is formed by conventional processes. [0030] The described method of fabrication produces a low-GIDL current MOSFET device having a central gate conductor whose edges may slightly overlap the source/drain diffusions, and side wing gate conductors which are separated from the central gate conductor by a thin insulating and diffusion barrier layer. [0031] For an NMOSFET device the side wing gate conductors are preferably made of N+ polysilicon, and for a PMOSFBT device the side wing gate conductors are preferably made of P+ polysilicon. The central gate conductor region may be P+ poly if a high Vt (threshold voltage) NMOSFET is desired (as in a DRAM application), or N+ poly if a low Vt NMOSFET is needed for enhanced perfoimance (PFETs would use complementary doping). [0032] The side wing gate conductors and the central gate conductor are strapped together by the overlying metallic sidewall conductive layer. Furthermore, the gate insulator GI thickness under the central gate conductor and under the side wing conductors are independently specifiable. This allows the gate insulator under the side conductors to be preferably thicker under the central conductor. [0033] The interdiffusion between counterdoped LPCVD divot regions at the edges of the gate electrode and the gate electrode doping is suppressed by the sidewall oxide barrier. An electrical contact between the counterdoped divots and the gate electrode is provided by the metal spacers. [0034] Simulations have been conducted to investigate the extent of a bird's beak formation under the edge of the central gate conductor, due to the regrowth of the gate oxide for the outer gate conductors (N+sidewali). The simulations involved the geometry of the edge of the central gate conductor prior to the regrowth of the second gate oxide (for the N+ sidewall gate conductors)* with a 30A gate oxide existing under *hg central gate at this point in the process. The structure was then subjected to a typical gate oxidation cycle (950C, 150s, RTO, 100% dry 02) to grow 30A of oxide on the surface of the substrate in the region which will subsequently contain the outer N+ gate conductor segments, with the result that negligible bird's beaking occurred. Clearly, the bird's beak is very minim*! and would pose no concern for the operability of the device. [0035] Even if a large bird's beak were formed, the 1, IV woricfunction shift of the N+ outer gate region with respect to the P+ inner gate region would result in inversion first occurring in the out gate regions. Thus the channel current would be dominated by the central gate region, which has the highest Vt, minimizing any effects that a bird's beak would have on channel current [0036] The present invention provides a method of fabricating a low gate induced leakage current (GIDL) MOSFET device comprising the steps of forming an offset film on horizontal surfaces of a patterned central gate conductor and surrounding substrate areas, preferably by using an anisotropic dielectric deposition to form the offset film on the horizontal surfaces of the patterned central gate conductor and the surrounding substrate areas. The patterned central gate conductor is preferably formed by depositing polysilicon on a substrate covered by a gate dielectric and then patterning the MOSFET central gate conductor by lithography and reactive ion etch processes. [0037] The process then continues with depositing a conductive diffusion barrier on sidcwalls of the central gale conductor, and then forming metallic spacers over the conductive diffusion barrier on the sidewall of the central gate conductor, after which the offset film is stripped to form hanging metallic spacers over undercut regions. [0038] The process then continues with oxidizing the central gate conductor beneath the hanging metallic spacers to prevent a rectifying junction from being formed between the central gate conductor and subsequently formed left and right side wing gate conductors, and then depositing a polysilicon layer to fill the undercut regions below the hanging metallic spacers, after which the polysilicon layer is removed by an isotropic etch while leaving the polysilicon layer remaining in the undercut regions below the hanging metallic spacers to form the left and right side wing gate conductors. [0039] The process then continues to completion by forming source and drain extensions/halos and spacers, and then forming salicide on conductors. In preferred embodiments, the central gate conductor and the left and right side wing gate conductors are preferably farmed of doped polysilicon. [0040] The process as described provides a MOSFET device with a low gate-induced leakage (OIDL) current which comprising a source diffusion region, a drain diffusion region, and a central gate. The central gate comprises a central gate conductor, a left side wing gate conductor and a right side wing gate conductor, wherein each of the left side wing gate conductor and the right side wing gate conductor is separated from the central gate conductor by a thin insulating and diffusion barrier layer. [0041] The left and right lateral edges of the central gate conductor can overlap one of the source diffusion region and the drain diffusion region. The left and right lateral edges of the left and right side wing gate conductors can also overlap one of the source diffusion region and the drain diffusion region. [0042] The central gate conductor and the left and right side wing gate conductors are strapped together by an overlying metallic sidewall conductive layer. The overlying metallic sidewall conductive layer includes left and right metallic sidewall spacers formed along left and right sidewaUs of the central gate conductor to prevent a rectifying junction from being formed between the central gate conductor and the left and right side wing gate conductors. The left and right metallic sidewall spacers are separated from the central gate conductor by a conductive diffusion barrier layer. [0043] The thickness of a gate insulator under the left and right side w!ug conductors can be independently specifiable such that it can be thicker than the thickness of a gate insulator under die central conductor. [0044] While several embodiments and variations of the present invention for a low-OIDL MOSFET and method for fabrication are described in detail herein, it should be apparent that the disclosure and teachings of the present invention will suggest many alternative designs to those stalled in die art INDUSTRIAL APPLICABILITY [0045] The present invention has industrial applicability to electronic devices in general and more particularly to low-GIDL MOSFET structures. CLAIMS Having thus described our invention, what we claim as new and desire to secure by Letters Patent is: 1. A MOSFET device (90) which provides a low gate-induced leakage (GIDL) current comprising: a source diffusion region (88), a drain diffusion region (88), and a central gate (10); the central gate comprising a central gate conductor (10), a left side wing gate conductor (70) and a right side wing gate conductor (70), wherein each of the left side wing gate conductor and the right side wing gate conductor is separated from the central gate conductor by a thin insulating and diffusion barrier layer (50,52). 2. The MOSFET device of claim 1, wherein left and right lateral edges of the central gate conductor overlap one of the source diffusion region and the drain diffusion region. 3. The MOSFET device of claim 1, wherein left and right lateral edges of the left and right side wing gate conductors overlap one of the source diffusion region and the drain diffusion region. 4. The MOSFET device of claim 1, wherein the central gate conductor and the left and right side wing gate conductors are strapped together by an overlying metallic sidewall conductive layer. 5. The MOSFET device of claim 1, wherein the thickness of a gate insulator under the left and right side wing conductors is thicker than the thickness of a gate insulator under the central conductor* 6. The MOSFET device of claim 1, further including left and right metallic sidewall spacers formed along left and right sidewalls of the central gate conductor to prevent a rectifying junction from being formed between the central gate conductor and the left and right side wing gate conductors. 7. The MOSFET device of claim 6, wherein the left and right metallic sidewall spacers are separated from the central gate conductor by a conductive diffusion barrier layer. 8. The MOSFET device of claim 1, comprising an NMOSFET device, wherein each of the left side wing conductor and the side wing gate conductor is formed of N+ polysilicon. 9. The MOSFET device of claim 1, comprising a PMOSFET device, wherein each of the left side wing conductor and the side wing gate conductor is formed of P+ polysilicon. 10 The MOSFET device of claim 1, wherein the central gate conductor is formed of P+ polysilicon to form a high Vt (threshold voltage) NMOSFET. 11. The MOSFET device of claim 1, wherein the centra! gate conductor is formed of N+ polysilicon to form a low Vt (threshold voltage) NMOSFET. 12. The MOSFET device of claim 1, wherein the central gate conductor is formed of N+ polysilicon to form a high Vt (threshold voltage) PMOSFET. 13. The MOSFET device of claim 1, wherein the central gate conductor is formed of P+ polysilicon to form a low Vt (threshold voltage) PMOSFET. 14. The MOSFET device of claim 1, wherein the left and right metallic sidewall spacers are separated from the central gate conductor by a conductive diffusion barrier layer. 15. The MOSFET device of claim 1, wherein the central gate conductor is formed of P+ polysilicon to form a low Vt (threshold voltage) PMOSFET. 16. A method of fabricating a low gate induced leakage current (GIDL) MOSFET device (90) comprising: forming an offset film (20) on horizontal surfaces of a patterned central gate conductor (10) and surrounding substrate (12) areas; depositing a conductive diffusion barrier (30) on sidewalls of the central gate conductor, forming metallic spacers (32) over the conductive diffusion barrier on the sidewall of the central gate conductor stripping the offset film (20) to form hanging metallic spacers (32) over undercut regions (40); oxidizing the central gate conductor beneath the hanging metallic spacers (50, 52) to prevent a rectifying junction from being formed between the central gate conductor and subsequently formed left and right side wing gate conductors (70); depositing a polysilicon layer (60) to fill the undercut regions below the hanging metallic spacers; removing the polysilicon layer by an isotropic etch while leaving the polysilicon layer remaining in the undercut regions (70) below the hanging metallic spacers to form left and right side wing gate conductors. 17. The method of claim 16, wherein after the removing step, forming source and drain extensions/halos and spacers, and then forming salicide on conductors. 18. The method of claim 16, wherein the patterned central gate conductor is formed by depositing polysilicon on a substrate covered by a gate dielectric and then patterning the central gate conductor by lithography and reactive ion etch processes. 19. The method of claim 16, further including using an anistropic dielectric deposition to form the offset film on horizontal surfaces of the patterned central gate conductor and surrounding substrate areas. 20. The method of claim 16, further including forming the central gate conductor and the left and right side wing gate conductors of doped polysilicon.

Documents:

1892-chenp-2005-abstract image.jpg

1892-chenp-2005-abstract.pdf

1892-chenp-2005-claims.pdf

1892-chenp-2005-correspondnece-others.pdf

1892-chenp-2005-correspondnece-po.pdf

1892-chenp-2005-description(complete).pdf

1892-chenp-2005-drawings.pdf

1892-chenp-2005-form 1.pdf

1892-chenp-2005-form 18.pdf

1892-chenp-2005-form 3.pdf

1892-chenp-2005-form 5.pdf

1892-chenp-2005-pct.pdf