| Title of Invention | METHOD OF OPERATING A MULTIPLEXED ADDRESS AND DATA BUS WITHIN A COMPUTER SYSTEM, A BUS INTERFACE, A BUS AGENT AND COMPUTER SYSTEM USED IN THE METHOD |
|---|---|
| Abstract | An apparatus, for operating a multiplexed 128-bit external bus within a computer system, includes arbitration logic that arbitrates between contending address and data requests according to the number of outstanding data and/or snoop transactions on the external bus. In response to the outcome of this arbitration, selection logic grants the external bus to either the contending address or data request. The arbitration logic may compare the number of outstanding data transactions to a predetermined data threshold number when performing the arbitration, this data threshold number being dynamically alterable by an application program or operating system so as to optimize external bus throughput under predetermined conditions. |
| Full Text | N/A |
|---|
in-pct-2001-00212-mum-cancelled pages(25-01-2005).pdf
in-pct-2001-00212-mum-claims(granted)-(25-01-2005).doc
in-pct-2001-00212-mum-claims(granted)-(25-01-2005).pdf
in-pct-2001-00212-mum-correspondence(25-01-2005).pdf
in-pct-2001-00212-mum-correspondence(ipo)-(08-02-2007).pdf
in-pct-2001-00212-mum-drawing(25-01-2005).pdf
in-pct-2001-00212-mum-form 1(26-02-2001).pdf
in-pct-2001-00212-mum-form 19(27-11-2003).pdf
in-pct-2001-00212-mum-form 1a(25-01-2005).pdf
in-pct-2001-00212-mum-form 2(granted)-(25-01-2005).doc
in-pct-2001-00212-mum-form 2(granted)-(25-01-2005).pdf
in-pct-2001-00212-mum-form 3(20-02-2001).pdf
in-pct-2001-00212-mum-form 3(25-01-2005).pdf
in-pct-2001-00212-mum-form 5(25-01-2005).pdf
in-pct-2001-00212-mum-form-pct-ipea-409(26-02-2001).pdf
in-pct-2001-00212-mum-form-pct-isa-210(26-02-2001).pdf
in-pct-2001-00212-mum-petition under rule 137(25-01-2005).pdf
in-pct-2001-00212-mum-petition under rule 138(25-01-2005).pdf
in-pct-2001-00212-mum-power of authority(25-01-2005).pdf
in-pct-2001-00212-mum-power of authority(27-02-2001).pdf
| Patent Number | 209746 | ||||||||
|---|---|---|---|---|---|---|---|---|---|
| Indian Patent Application Number | IN/PCT/2001/00212/MUM | ||||||||
| PG Journal Number | 38/2007 | ||||||||
| Publication Date | 21-Sep-2007 | ||||||||
| Grant Date | 06-Sep-2007 | ||||||||
| Date of Filing | 26-Feb-2001 | ||||||||
| Name of Patentee | INTEL CORPORATION | ||||||||
| Applicant Address | DELAWARE CORPORATION, 2200 MISSION COLLEGE BOULEVARD, SANTA CLARA, CALIFORNIA 95052. USA | ||||||||
Inventors:
|
|||||||||
| PCT International Classification Number | G06F13/00 | ||||||||
| PCT International Application Number | PCT/US99/18946 | ||||||||
| PCT International Filing date | 1999-08-18 | ||||||||
PCT Conventions:
|
|||||||||